Recruitment Information for Project Researcher (Fixed-Term Project Staff) in Iizuka Laboratory, Systems Design Lab., School of Engineering, the University of Tokyo

1. Title and Hiring Numbers: Project Researcher (Fixed-term project staff) 1 person
2. Term of Employment: As soon as possible after April 1, 2021 to March 31, 2022
3. Renewal of Contract: The contract is renewable on a fiscal year basis (from April 1 to March 31) according to research budget, research activity, and research achievements and health conditions. Contract is until March 31, 2025 at the longest.
4. Probation Period: 6 months from the date of employment
5. Place of Work: Hongo campus, Asano area, The University of Tokyo (2-11-16 Yayoi, Bunkyo-ku, Tokyo)
   Stations: Subway Chiyoda Line Nezu Sta. 5 min
   Namboku Line Todai-mae Sta. 10 min
   Marunouchi Line Hongo-sanchome Sta. 25 min
   *Your affiliation may be changed subject to necessity of the business
7. Contents of Work Duties: The successful candidate are supposed to engage in the project named "Advanced Analog Circuit Design Platform based on AI-based Circuit Topology Generation" (Project leader: Satoru Yamada), which is supported by the funding program named Adaptable and Seamless Technology Transfer Program through Target-driven R&D (A-STEP). We are looking for specially-appointed researcher who are mainly engaged in research on design automation and optimization of mixed-signal circuits using dynamic logic circuits. By utilizing AI technique with the knowledge and know-how of circuit designers based on the logic cell library and transistor-level analog circuit elements as well as dynamic circuits, we are trying to generate a practical circuit topology that is also convincing to the designer. We conduct research toward the development of advanced analog circuit design platforms for optimized mixed signal circuit designs such as ADC / DAC. We will proceed the researches in strong collaboration with other researchers in this research project.
8. Working Hours: Discretionary work system for professional work applies and working hours will be deemed as 7 hours and 45 minutes per day.
9. Days off: Saturdays, Sundays, Holidays, and the year-end and New Year holidays (Dec. 29th to Jan. 3rd)
10. Leave: Annual Paid Leave, Special Leave, etc.
11. Wages, etc.: To be determined in accordance with The University of Tokyo Regulations.
   Annual Salary System applies. The salary will be decided taking your qualifications, capacity, experience, etc. into account. Commuting Allowance is JPY 55,000 per month at maximum.
12. Insurance: Eligible for the insurance from the Mutual Aid Association of MEXT (Ministry of Education, Culture, Sports, Science and Technology) and Employment Insurance.
13. Accident Compensation: Work-related accidents and commuting accidents are covered by the Industrial Accident Compensation Insurance Act and the University of Tokyo's Teacher and Staff Act Non-Compliance Accident Compensation Regulations.
14. Qualification Requirements: 1) Those who have a doctoral degree, or those who are expected to acquire by the time of arrival. 2) Knowledge and experience on electronic and integrated circuits design. 3) Knowledge and experience on digital circuit design such as logic synthesis and place&route. 4) Knowledge or interest in integrated circuit design automation and computer-aided design.
15. Documents to be Submitted: 1) The University of Tokyo Standard Resume (Download the resume from the website below.) https://www.u-tokyo.ac.jp/en/about/jobs.html 2) Publication list (categorized into original articles, review papers and others) 3) Overview of your research activities to date (1 to 2 pages in A4 or letter sheet) 4) Your future research plan (1 to 2 pages in A4 or letter sheet) 5) Contact information of two professional references (name, affiliation, phone number and e-mail address)
16. Submission Method: Send PDF files of required materials by e-mail to the following address:
   iizuka@vdec.u-tokyo.ac.jp
   Tetsuya Iizuka, Associate Professor
   The e-mail subject should be "System Design Lab., A-STEP Project Researcher Application"
17. Application Deadline: Applications must arrive by 30th July 2021 (Fri). Selection will be conducted and finished at any time even before the deadline. After screening of application materials, interviews of selected applicants (probably on Zoom) will be conducted.
18. Contact: 2-11-16 Yayoi, Bunkyo-ku, Tokyo 113-0032, Japan
   Takeda Sentanchi Building 415 Iizuka Laboratory
   Responsible person: Tetsuya Iizuka
   TEL: 03-5841-8911 e-mail: iizuka@vdec.u-tokyo.ac.jp
19. Recruiter Name: The University of Tokyo
20. Others: Personal information is handled carefully according to the Privacy Policy of The University of Tokyo, and will be used only for this recruitment purposes. Submitted documents will not be returned.

We welcome proactive application from women in accordance with "The University of Tokyo, Declaration for Promoting Gender Equality".